DESIGN AND ANALYSIS OF NAND GATE USING BODY BIASING TECHNIQUE

Mr. Om Prakash¹, Dr. B.S. Rai², Dr. Arun Kumar³

¹ Assistant Professor, Dept. Electronics & Comm. IIMT IET Meerut, U.P. (India).
³ Professors and Dean of Students Deptt. Electronics & Comm. IFTM University Moradabad, U.P. (India)

ABSTRACT

Dynamic domino logic circuits are widely used in modern digital VLSI circuits. These dynamic circuits are often favored in high performance designs because of the speed advantage over static CMOS logic circuits. Dynamic CMOS Circuits, featuring a high speed operation are used in high performance VLSI designs. The main drawbacks of dynamic logic are a lack of design automation, a decreased tolerance to noise and increased power Consumption. In this work, domino gate is designed with various body biasing and high performance circuit was specified.

Keywords: CMOS, Conventional Body Bias, Domino Logic, Dynamic Power, Substrate Biasing.

I INTRODUCTION

VLSI designers have different options to reduce the power dissipation in the various design stages. It is important to introduce low-power design techniques and to reduce the package size during the circuit normal mode of operation. More power consumption also reduces the battery life of the devices. Therefore reducing power dissipation during operation has become a critical objective in today's VLSI circuit designs. So special cooling equipment is necessary to remove excessive heat produced during circuit operation. Power consumption in CMOS circuits can be dynamic or static. Dynamic power dissipation takes place due to switching activities because of short circuits current and charging and discharging of load capacitances. Static power consumption is another type of power dissipation in CMOS circuits. Leakage currents with sub-threshold source-to-drain leakage, reverse bias junction band-to-band tunneling, gate oxide tunneling, and other current drawn continuously from the power supply cause static power dissipation [7]. To reduce dynamic power dissipation it is necessary to reduce the supply voltage of the circuit, reduction of supply voltage after a certain limit affects the performance of the circuit, to maintain circuit performance of the circuit it is necessary to decrease the threshold voltage as well, but it leads to leakage power dissipation. Leakage power can be reduced by increasing the threshold voltage [5] in this paper to reduce the voltage applying to the load circuit; we suggest the use of AVL (Adaptive Voltage Level) circuit technique.

II AVL TECHNIQUE

AVL circuit contained one p-MOSFET and two series connected n-MOSFETS, which will reduce the voltage applying to the load circuit. AVL circuit is controlled by sleep (slp) control signal [1]. When sleep signal is low, the p-MOSFET is on, while
series connected n-MOSFETs are off. During this operation, we get the full voltage out of the AVL circuit. When sleep signal make transition from low to high, this will turn-on series connected n-MOSFETs, and turn-off p-MOSFET. Thus, the drain-to-source voltage (Vdsn), of the off n-MOS in load circuit (domino NAND gate) can be expressed as

\[ V_{dsn} = V_{DD} - 2v \]

Where v is a voltage drop of the series connected single n-MOSFET and Vdsn can be changed by changing the number of series connected n-MOSFETs. If Vdsn decreases this will increase the barrier height of the off n-MOS [6], therefore it will decrease the drain induced- barrier-lowering (DIBL) effect and, consequently, increase VTn. This result in a decrease in the sub threshold current of the n-MOS, therefore the leakage current through the gate decreases.

AVL circuit is controlled by sleep control signal. The advantage of using AVL circuit is that the load circuits can operate quickly when they are in active mode due to the increase in drain-source current as the AVL circuit supplies the maximum drain-source voltage Vds to the on-MOSFETS through on-switches. On the other hand, during standby mode, it supplies a slightly lower voltage through the weakly-on switches [2]. Hence the sub-threshold leakage current of the off-MOS transistors decrease and the standby power gets reduced. It also produces high noise immunity. When we applied voltage to the substrate of a MOSFET it affects the threshold voltage of a MOSFET as well. The voltage difference between the source and the substrate, VBS also affects the width of the depletion layer and due to changes in the charge in depletion layer voltage across the oxide also get changed. Therefore the expression for the threshold voltage is given by:

\[ V_T = V_{FB} + 2\phi_F + \frac{\sqrt{2\varepsilon_s q N_a (2\phi_F + V_{SB})}}{C_{ox}} \]

The threshold difference due to an applied source-substrate voltage can therefore be expressed by:

\[ \Delta V_T = \gamma (\sqrt{2\phi_F + V_{SB}}) - \sqrt{2\phi_F} \]

Where \( \gamma \) is the body effect parameter given by:

\[ \gamma = \frac{\sqrt{2\varepsilon_s q N_a}}{C_{ox}} \]

Substrate biasing provides an effective circuit-level technique for varying threshold voltage and to enhance the performance of the circuit. This paper gives emphasis on low power design as well as improved noise margin for domino NAND gate technique. Among different dynamic logic circuit techniques, domino logic technique is mostly used because it provides less delay and its area consideration, but it has less tolerance to noise and its static power consumption is high. So in this paper we have applied AVL circuit technique and body bias technique to overcome both of these problems.
III STANDARD DOMINO NAND GATE

A standard domino NAND gate is as shown in Figure 1. A standard Domino NAND gate consists of one p-type transistor and an n-type dynamic logic block. During pre-charge phase the output node of the dynamic CMOS stage is pre-charged to high logic level [4]. During evaluation phase, the output node of the dynamic CMOS stage is either discharged to a low level or it remains high, means that, the output node may be selectively discharged through the n-type logic block depending upon whether there is a path exist to the GND or not. It depends upon the inputs of the NMOS logic block. If a path to ground is not formed during the evaluation phase, means there is no conducting path exist to the ground, we get the high logic level at the output. If inputs to the n-type logic blocks are such that it makes a conducting path to the ground, output will be low.

Figure 1. Domino NAND Gate

IV BODY BIAS NAND GATE

Domino logic gates are frequently employed in high performance circuits for high speed and area efficiency. As supply voltage is reduced, delay increases, unless threshold voltage Vth is also decreased. Substrate biasing provides an effective circuit-level technique for varying threshold voltage. Here substrate of NMOS is connected to the clock and PMOS is connected to Vdd, which increases the threshold voltage that in turn reduces the leakage current.

Figure 2 Body Bias NAND Gate
4.1 Parameters Observation

Observation parameters of domino AND Gate and Body Bias NAND Gate

<table>
<thead>
<tr>
<th>Technique</th>
<th>Dynamic dissipation in mili watts</th>
<th>Leakage Power in pico watts</th>
<th>Evaluation Delay in Pico sec</th>
<th>Noise margin in volts (NMH)</th>
<th>Noise margin in volts (NML)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Domino NAND gate</td>
<td>0.087</td>
<td>140.73</td>
<td>25.99</td>
<td>1</td>
<td>0.5</td>
</tr>
<tr>
<td>Body Bias NAND gate</td>
<td>0.081</td>
<td>176.95</td>
<td>25.81</td>
<td>1.2</td>
<td>0.85</td>
</tr>
</tbody>
</table>

Figure 3. Comparison of power consumption, delay and noise margin

V SIMULATION RESULTS

Figure 4. Output of Domino NAND GATE
VI CONCLUSION

In this paper we have designed Domino NAND gate and body bias NAND gate. Simulation results show that our proposed circuit technique consumes less dynamic as well as static power than other techniques. The other benefit of proposed technique is its high noise immunity as compared to other technique. In this paper we can say that our proposed NAND gate consumes less power and gives high noise margin.

REFERENCES

[6]. Tadayoshi Enomoto, Yoshinori Oka, Hiroaki Shikano, and Tomochika Harada Chuo University, Faculty of Science and Engineering, Tokyo, Japan enomoto@ise.chuo-u.ac.jp “A Self-Controllable-Voltage-Level (SVL) Circuit for Low-Power, High-Speed CMOS Circuits”, ESSCIRC 2002, pp 412-414.