SIMULATED DESIGN OF 5 STAGE CMOS RING OSCILLATOR FOR HIGH SPEED TRANSMITTER AT 5 GHz

Dhruba Ghosh

Electronics and Communication Engineering Department, Amity University, Noida, (India)

ABSTRACT

This paper represents a 5 stage voltage-controlled ring oscillator at 5 GHz for "High Speed Serial Link". The circuit is implemented using 180 nm CMOS technology in CADENCE VIRTUOSO with 3.3V supply. The high Q low-pass filter is used to make the signal free from noise and jitter. The circuit dissipates 8.202 milliwatt of power in the frequency range of 1Hz-5GHz. This high speed technology shows greater reliability and greater efficiency as compared to giga-bit and Ethernet standard but due to this high speed, inter-symbol interference comes into existence in a channel.

Keywords

Inter-symbol interference, jitter, phase-locked loop, voltage-controlled oscillator, voltage-stabilizer.

I. INTRODUCTION

The long-way path from high power technology to low-power technology begins with the advancement of scaling technology, increase of resistance R and obviously high-speed data-rate. The serial-link structure performed at high speed offers significant flexibility both in case of fibre-channel and giga-bit Ethernet standard. The interfered signals in a channel form the shape of an eye.

The shared bus model of high-speed signaling system is typically based on integrated system technology. These shared buses occupy greater area and dissipates a large amount of power. The shared bus model is widely used in 100-200 Mbps multiprocessor systems and in the field of network switching circuits ([1], [2], [3]) for short range distances. On the other hand, point to point model has been implemented for multi-gbps application through a distance of several kilometers and easily avoid the disadvantage of bandwidth limitation.

The voltage-controlled oscillator lies in the heart of the serial link system. The key role of VCO in a RF transmitter is to control the frequency. In the field of "Very Large Scale Integration", the CMOS ring structure of VCO is more preferable than LC tuned oscillator because of its higher level of integration [5]. As gallium arsenide (GaAs) offers higher intrinsic device speed as compared to silicon or germanium, it is most widely used for CMOS structure in VCO.

www.ijarse.com

This paper is organized as follows: High speed serial link background is presented in section II, circuit design in section III, results are described in section IV and conclusion is in section V.

II. SERIAL-LINK AT HIGH FREQUENCY

The designers use 200 milli-volt peak to peak differential swing for the general serial-link structures and because of these low swings only, a small amount of stray signal can also create a significant problem. As a result, the effect of noise in a transmission line is much more-effective when the data-rate becomes 10 Gbps or the evenly placed signal attains a frequency of 5GHz.

The high Q low-pass filter is used in a phase-locked loop of high speed transceiver. The filter circuit can also be implemented using an injection-locked oscillator (ILO) circuit but the behavior of a first order PLL circuit closely resembles the closed loop circuit of ILO [6].

The working principle of ILO depends on the local oscillation frequency. If the frequency difference of the injection-locked oscillator and local oscillation will be very small, then ILO will automatically lock the phase of the signal which is injected ([7], [8]).

According to the loop dynamics of phase-locked loop, phase-locked condition is generally required to inhibit the change of phase. Phase frequency detector is used in a phase-locked loop because the VCO acts as a voltage-stabilizer by inhibiting its change of phase [9].



Fig 1 Basic Block Diagram of Phased-Locked Loop

III. CIRCUIT DESIGN

The main design while designing RF transmitter is its stability, linearity, power transfer and impedance matching. Our work uses a 5 stage voltage-controlled ring oscillator, originally proposed by Tibor Grasser to generate frequency in 10 evenly spaced phases.

The low-pass filter acts as a filtrator of noise and the CMOS amplifier amplifies the signal which is again fed into VCO. The output of VCO is used to compare the phase difference in between input signal and output of VCO by phase-detector. This will simply measure the phase-shift in case of a RF transmitter.



Fig 2 Circuit diagram of 5 stage CMOS VCO

The phase-locked loop generally acts as an integrator and the charge pump converts currents into voltage. For an n stage ring oscillator, the oscillation frequency [10] will be,

$f = 1/n \zeta f s c + \zeta f a D$
As oscillation frequency, f=1/T, then average power [11] will be,
$P (avg)=[(Vsupply)^{2*}Cload]/T(2)$

IV. RESULTS AND DISCUSSION

The operation of VCO is tested in the frequency range of 1Hz-5GHz. The major issue of circuit design is low power dissipation. Our circuit dissipates 8.202 milliwatt of power in the frequency range of 1Hz-5GHz.

mion Setur Braigens Versetles Datests Distilation Results Socia Mela-	rädenra
	I a contraction of the second s
ge Variation	The Bridge Argueritz
Nee 121 Whe	
	attan 12 si bini astarate sa
	Detauta 7.6 ×
	Land Superior and the second second second second
	Fin after timisfatte Planting softwines
Fig 3 Virtuoso Analog Design Environm	Execut 4556, [127] C (Stockwort seet
The Decise Firshave Studentigiter., The leadence ms. The without The What's New L. The Information of th	Tetrati Sense Tetra C Standwert sense Virtunnet An C rootstrandat v (Virtunse (Al)
The Decise Produces Studentighter The leadence ms The virtuose The What's New L. The Infing for a Virtuose Analog Design Environmer Applications Proces System	Thu Aug 21, 2:46 PM studee
The Design Produces	Thur Aug 21, 2:46 PM student Mit calculater
ILI The Initial Context Reading Terms (Initial Context Reading Terms) (Initial Context Terms)	Thu Aug 21. 2:46 PM stude NL colculator cádeoc
The Decise Produces	ent While Simulating Average Power
ni i Denne Predaver studernigTer., The leadence ms. The vituosa The What's New L. The Iring! Fig 3 Virtuoso Analog Design Environma Applications Praces System polic (int of the Web Browser) Virtuosa (int) Viscellastion & Analysis polic (int of the Viscellastion of the Viscellastion of Analysis polic (int of the Viscellastion of the Viscellastion of Analysis the Viscellastion of the Viscellastion of the Viscellastion of Analysis polic (int of the Viscellastion of the Viscellastion of Analysis the Viscellastion of the Viscellastion of the Viscellastion of Analysis (int of the Viscellastic of the Viscel	ent While Simulating Average Power
ni i Denne Predaver studernigTer., The leadence ms. The vituosa fill (What's New L. The fring) Fig 3 Virtuoso Analog Design Environm Applications Praces System perfor Web Browser Professions Praces System perfor Web Browser Professions Praces System Professions Praces Praces Professions Praces Praces Professions Praces Praces Professions Praces Professions Praces Pra	ent While Simulating Average Power Mutanet An (2) root/simulat (4) (Virtuese (8) (5) (10) (10) (10) (10) (10) (10) (10) (10
ni li moline initializer mi studernigiter initializer minitializer minitiane minitializer	Thu Aug 21, 2:46 MM students Nu colculator Nu colculator Nu colculator Nu colculator Nu colculator Codesco
Applications Proces System	Thu Aug 21, 2.46 PM studer * Mt calculator * Mt calculator
The Decime Process System (Control of the Control o	Mittaoset An (2) mootismulati (Virtuese (K))
The Design Process System Suddentigiber (B) (addence_ms. (B) with uses) (B) (What's New L (B) (Ing) Fig 3 Virtuoso Analog Design Environm Applications Process System Suddentigiber (See System) (See See See See See See See See See Se	ML coltributor
The Design Produces and the second se	Mittaneet An [C] mootismalati [Vintuese (A)
The Decision Process System Studentighter The leadence mis If with uses Fig 3 Virtuoso Analog Design Environme Applications Process System Professor Web Browner Professor Web Browner Professo	ent While Simulating Average Power
The Decime Produce Studening/Ter The Cadence .ms. () without Th	ent While Simulating Average Power
The Decime Produces	ent While Simulating Average Power
Image: Comme Prevalues	Virtuosof An (2) mootismulat (*) (Virtuoso (K) ent While Simulating Average Power Mu Aug 21, 2.46 MM studen * ML calculator * ML calculator
Imilian Imilian Owner Produces Cadence_ms. Studentighter Imilian Fig 3 Virtuoso Analog Design Environm Applications Proces System Applications Proces System Profix Web Browser Profix Web Browser Profix Web Browser Profix Web Browser	Mittaosof An (2) mootismulati (* (Vittaoso (K)) ent While Simulating Average Power Mit calculator * Mit calculator * * * *
The Decision Process System Studentighter In Cadence,ms If without What's New L I fing! Fig 3 Virtuoso Analog Design Environm Applications Process System System (State Content of State Content of St	Anne Construction and C
The Design Process System Studentighter: Contract Process System Studentighter: Contract System Studentighter: System Studentighte	ent While Simulating Average Power
The Decision Process System StudentigTer Is cadence ms If without the weak in fingle the studentigTer If cadence ms If without the studentigTer If the s	ent While Simulating Average Power
III	ent While Simulating Average Power

Fig 4 Simulation result of average power of 5 stage CMOS ring oscillator in the frequency range of 1Hz-5GHz with 3.3V supply

TABLE1

Comparison of performance of various types of oscillators in terms of power

Reference	Type/Technology	Frequency(GHz)	Supply(V)	Power(milliwatt)
[12]	Vacker VCO/180nm	4.85-4.93	1.8	13.5
[13]	Armstrong VCO/180nm	4.96-5.34	1.8	3.9
[14]	Colpitt's VCO/180nm	4.9-5.26	1.8	6.4
[15]	Ring VCO/180nm	5.16-5.93	1.8	27
[16]	Hartley VCO/180nm	4.02-4.5	1.8	6.75
Our work	5 stage CMOS VCO/180nm	1Hz-5GHz	3.3	8.202

Table1 clearly proves that our work constitutes of a better and easier VCO structure as compared to others and dissipates 8.202 milliwatt of power.

V. CONCLUSION

The major issue to design a transceiver is to maintain the integrity of the signal along the channel. Our result proved that the 5 stage CMOS ring oscillator idea which was first proposed by Tibor Grasser has designed successfully and dissipating 8.202 milliwatt of power in the frequency range of 1Hz-5GHz.

REFERENCES

[1] R. Mooney, C. Dike and Shekhar Borkar, "A 900 Mb/s bidirectional signaling scheme", IEEE Journal of Solid State Circuits, vol. 30, no. 12, p. 1538-43, Dec. 1995.

[2] M. Galles, "Spider: a high-speed network interconnect", IEEE Micro, vol.17, no. 1, p. 34-39, Jan.-Feb. 1997.

[3] J. Kuskin, D. Ofelt, M. Heinrich and John Heinlein, "*The Stanford Flash Multiprocessor*", Proceedings of the 21st International Symposium on Computer Architecture, Chicago, IL, pp. 302-313.

[4] Stefanos Sidiropoulos, "High performance inter-chip signaling", Technical Report: CSL-TR-98-760, Electrical and Computer Science Engineering, Stanford University, Stanford, California, April 1998.

[5] S. Horowitz, M. Chih Kong-Ken Yang, Sidiropoulos, "*High speed electrical signaling: overview and limitations*", Miero, IEEE, 18 Issue: 1: 12-24, Jan/ Feb 1998.

[6] H. R. Rategh and T. H. Lee, "Superharmonic injection-locked frequency dividers", IEEE J. of Solid State Circuits, vol. 34, no. 6, pp. 813-821, Jun. 1997.

[7] E. Zhang, B. Ciftcioglu, M. Huang, H. Wu, "Injection-Locked Clocking: A New GHz Clock Distribution Scheme," in IEEE 2006 Custom Integrated Circuits Conference, pp. 785–788, 2006.

[8] L. Zhang, A. Carpenter, B. Ciftcioglu, A. Garg, M. Huang, H.Wu, "Injection Locked Clocking: A Low-Power Clock Distribution Scheme for High Performance Microprocessors, in IEEE Trans.

[9] B. Razavi, *RF Microelectronics*. Prentice Hall Communications Engineering and Emerging Technologies, Series 2011.

[10] Stephen Docking, "A Method to Derive an Equation for the Oscillation Frequency of a Ring Oscillator", Master of Applied Science thesis, Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada, 2002.

[11] "CMOS Power Consumption and Cpd Calculation", Texas Instruments, SCAAO35B, June 1997.

[12] Tai Nghia Nguyen and Jong Wook Lee, "Low Phase Noise Differential Vacker VCO in 0.18μm CMOS Technology", IEEE Microwave and Wireless Components Letters Vol. 20 No. 02 February 2010.

[13] Y.-H. Chung, S.-L. Jang, S.-H. Lee, R.-H. Yen, and J.-J.Jhao, "5 GHz low power current reuse balanced CMOS differential Armstrong VCO", IEEE Microwave and Wireless Components Letters vol. 17, no. 02, pp.-139-141, Feb.-2007.

[14] J.-A. Hou and Y.-H.Wang, "A 5 GHz differential Colpitts CMOS VCO using the bottom PMOS cross couple current source," IEEE Microwave and Wireless Components Letters Vol. 19, No. 6, PP. 401–403, June 2009.

[15] Y. A. Eken and J. P. Uyemura, "A 5.9-GHz voltage controlled ring oscillator in 0.18-μm CMOS," IEEE J. Solid-State Circuits, vol.39, No. 1, pp. 230-233, January 2004.

[16] S.-H. Lee, Y.-H. Chuang, S.-L. Jang, and C.-C.Chen, "Low phase noise Hartley Differential CMOS Voltage Controlled Oscillator", IEEE Microwave and WirelessComponents Letters vol. 17, No. 2, pp. 145–147, February 2007.

www.ijarse.com