IMPLEMENTATION OF HIGH SPEED LOW POWER VEDIC MULTIPLIER USING REVERSIBLE LOGIC

Manoj Kumar.K¹, Dr Meghana Kulkarni²

¹PG Scholar, ²Associate Professor
Dept of PG studies, VTU-Belagavi, Karnataka,(India)

ABSTRACT

Multiplication is an operation much needed in Digital Signal processing for various applications. Here we present a high speed Vedic Multiplier which is efficient in terms of speed, making use of Urdhva Tiryagbhayam, a sutra for multiplication from vedic math’s. It is a simple architecture coupled with increased speed forms an unparalleled combination for serving any complex multiplication computation. Tagged with these highlights, power dissipation can be reduced by implementing this with reversible logic. Power dissipation is another important constraint in an embedded system which cannot be neglected. The Reversible Logic has received great attention in the past recent years due to its ability in reducing the power dissipation, which is the major concern in Digital Designing.

Keywords: Vedic Multiplier, Urdhva Tiryakhayam Sutra, Reversible Logic, Xilinx ISE 14.7

I. INTRODUCTION

The speed of a processor greatly depends on performance of its multiplier’s. This in turn increases the demand for high speed multipliers, at the same time keeping in mind low area and moderate power consumption. Over the past few decades, several new architectures of multipliers have been designed and explored. Even though the Booth’s and modified Booth’s algorithm is very popular today in VLSI design it has its own intrinsic disadvantage that it involves a lot of intermediate steps before arriving at the final answer. In order to address the disadvantages with respect to speed of the above mentioned methods, and explored a new approach to multiplier design based on ancient Vedic Mathematics. Vedic Mathematics existed in ancient India and was rediscovered by a popular mathematician, Sri Bharati Krishna Tirthaji. He divided Vedic mathematics into 16 simple sutras (formulae). These Sutras deal with Arithmetic, Trigonometry, Geometry, Algebra, Analytical Geometry etc. One of the highlights of the Vedic math’s approach is that the calculation of all the partial products required for multiplication, are obtained well in advance, much before the actual operations of multiplication begin. These partial products are then added based on the Vedic math’s algorithm to obtain the final product. This leads to a very high speed approach to perform multiplication. Reversible logic has received great attention in the recent years in low power VLSI design due to their ability to reduce the power dissipation which is the main requirement. It has wide applications in low power CMOS and Optical information processing, DNA computing, quantum computation and nanotechnology. In this
paper a simple 4 bit digital multiplier is proposed which is based on Urdhva Tiryakbhyam (Vertically & Crosswise) Sutra of the Vedic Math’s. Two binary numbers (4-bit each) are multiplied with this Sutra. The entire gates in Vedic Multiplier are replaced with the reversible logic gates.

II. LITERATURE SURVEY

The major problem and the limitation of any digital design is energy loss or heat generation. According to Landauer’s principle [4] the logical computation which is irreversible generates $K*T*\ln(2)$ joules of heat energy, where $k$ is the Boltzmann’s constant and $T$ is the absolute temperature. Even though this heat generation is very small, according to Moors low prediction the heat generation due to information loss will increase to a considerable amount in next decade. The entropy does not change for a process which is reversible, according to second law of thermodynamics. Whenever there is a erase of one bit of information from a system, the amount of heat generated or energy released is equal to $K*T*\ln(2)$ joules. The design that results in zero information loss is called reversible design. Bennett [5] showed that zero energy dissipation would be possible only if the network consist of reversible gates. Thus this will be the future circuit design technologies. In [2][3] Vedic Multiplier is realized using reversible logic gates. First they designed a 2x2 UT multiplier, this 2x2 UT multiplier blocks are cascaded to obtain 4 bit multiplier. The HNG gates are used to construct the ripple carry adder needed for adding the partial product. This paper introduced a function called “Total Reversible Logic Implementation Cost (TRLIC)” which is sum of all the cost metrics of a reversible circuit. In [6] the multiplier is designed using Fredkin gate and TSG gates. Fredkin gate are used for partial product generation and TSG gates are used for summing unit. [7] This paper has proposed a design of reversible multiplier which makes use of Peres gate for generation of partial product. [8] This paper presents a fault tolerant reversible 4x4 multiplier circuit. FRG and MIG gates are used to construct the multiplier circuit.

III. REVERSIBLE LOGIC

Reversible logic is a successful computing design pattern which presents a method to construct a computer with no heat dissipation’s. Reversible Logic Gate is an n-input, n-output device that provides One-to-One Mapping between input and output, which helps determining the outputs from the inputs and vice versa. The input that is added to an NXN function to make it reversible is called constant input (CI). Garbage outputs (GO) are the outputs of the reversible circuit that do not contribute to reversible logic realization. Any output that is not used in the circuit in which the gate s used will be considered as garbage outputs. Quantum cost (QC) refers to the cost of the circuit in terms of the cost of a primitive gate. This can be calculated knowing the number of primitive reversible logic gates (1*1 or 2*2) required to realize the circuit. These parameters have to be reduced while designing a reversible circuit. Some of the major constraint of the reversible logic synthesis are that do not allow fan-out’s, and also feedback from gate outputs to inputs is not permitted. A reversible circuit should be designed using minimum
number of reversible logic gates. Wherever necessary, extra outputs can be added to make the output count equal to that of the input. The main challenges are reducing Number of Gates, Memory Usage, Delay and Quantum Cost.

The basic reversible logic gates encountered during the design are listed below:

I. Feynman Gate:
It is a 2x2 gate and its logic circuit is as shown in the figure. It is also known as Controlled Not (CNOT) Gate. It has quantum cost one and is generally used for Fan Out purposes.

2. Peres Gate:
It is a 3x3 gate and its logic circuit is as shown in the figure. It has quantum cost four. It is used to realize various Boolean functions such as XOR, AND.

3. Toffoli Gate:
It is a 3x3 gate and its logic circuit is as shown in the figure. It has quantum cost two. It is used to realize various Boolean functions such as XOR, AND.

4. HNG Gate:
It is a 4x4 gate and its logic circuit is as shown in the figure. It has quantum cost six. It is used for designing adders like ripple carry adder. It reduces the garbage and gate counts by producing the sum and carry in the same gate.
IV. URDHVA TIRYAKBHAYAM MULTIPLICATION ALGORITHM

Among all the techniques used in Vedic Mathematics for multiplication, Urdhav Tiryagbhayam (UT) is the most preferred technique. Urdhav Tiryagbhayam means vertically and crosswise multiplication. Urdhav Tiryagbhayam (UT) was discovered to increase the speed of multiplication of decimal numbers, and it can also be used for binary numbers multiplication. The partial products are generated in parallel, which provides fast multiplication. The biggest advantage of UT is that, it can be implemented with reduced number of AND gates, Full and Half Adders.

Consider an example, which multiply two decimal numbers 234*152, as shown in Fig. 2. Firstly we take the product of least significant bits (LSB) of the multiplier and multiplicand, the least significant bit of the result i.e. 8 in this case, is stored and there is no carry is generated for the next step. In the next step, crosswise two least significant bits are multiplied, and their product is added with the previous carry. Similarly in the next step all the bits are multiplied crosswise and their products are summed up with the previous carry. Again In the next step, two most significant bits are multiplied crosswise, and results are added in the similar manner.

And finally, the most significant bit (MSB) of the multiplier and multiplicand are multiplied, and result is added with the previously generated carry, to get the end result. The binary number multiplication can be done in the same manner. As shown in Fig. 3, the bits of multiplier and multiplicand are multiplied crosswise. These results are added with previous carry, to generate the result of that particular step. The final result is obtained by concatenating, the result from each step and the carry in the last step.

Fig. 2. Urdhva tiryakbhayam algorithm for decimal multiplication
V. ARCHITECTURE OF REVERSIBLE URDHVA TIRYAKBHAYAM MULTIPLIER

The digital logic implementation of the 4x4 UT Multiplier using the conventional logic gates is shown in figure 4. The expressions for the eight output bits are given below. The reversible implementation is shown in figure 5. This circuit requires a total of 30 reversible logic gates out of which 16 are Toffoli Gate, 7 are HNG gates, and 6 are Peres gate, one Feynman gate. The quantum cost of the 4x4 UT Multiplier is 90, the total number of gates used will be 30, the number of garbage output will be 52 and the number of constant inputs will be 29.
\[
P_0 = a_0b_0
\]
\[
c_1p_1 = a_1b_0 + a_0b_1
\]
\[
c_3c_2p_2 = a_2b_0 + a_1b_1 + a_0b_2 + c_1
\]
\[
c_5c_4p_3 = a_3b_0 + a_2b_1 + a_1b_2 + a_0b_3 + c_3c_2
\]
\[
c_7c_6p_4 = a_3b_1 + a_2b_2 + a_1b_3 + c_5c_4
\]
\[
c_9c_8p_5 = a_3b_2 + a_2b_3 + c_7c_6
\]
\[
p_7p_6 = a_3b_3 + c_9c_8
\]

**Fig. 5. RTL Schematic of Reversible 4x4 UT multiplier**

**VI. RESULTS, ANALYSIS AND COMPARISONS**

The design of the reversible 4x4 Vedic Multiplier is logically verified using XILINX 14.7. The simulation result is shown in figure 6.

**Fig 6: Simulation results for reversible 4x4 UT multiplier**
The TRILC can be considered as a parameter which reflects the overall performance of the reversible logic circuit.

\[ TRILC = \sum (NG, CI, QC, GO) \]

Where NG is the number of gates in the reversible logic, CI is the number of constant inputs, QC is the quantum cost of the circuit, GO is the number of garbage outputs.

The important design constraints of the reversible logic circuits are

1. Reversible logic circuit should have minimum quantum cost.
2. The design can be optimized so as to produce minimum number of garbage outputs.
3. The reversible logic circuits must use minimum number of constant inputs.
4. The reversible logic circuits must use minimum number of reversible gates.

Our proposed design is compared with different reversible multiplier given in the reference in terms of number of gates, constant inputs, garbage outputs, quantum cost and also in terms of TRLIC values which is shown in table 1. Compared to the best design in the table with 33 gates [2] our design has 30 gates results in 9% decrease. Quantum cost of the proposed design is 90 compared to best design [3] which has a quantum cost 162 result in decrease in 44.4%. The TRLIC of proposed design is 201 compared to the best design [2] which has 273 which gives the improvement of 26.3%. So we can say that proposed design is better than all the compared designs.

<table>
<thead>
<tr>
<th>Multiplier</th>
<th>No.of Gates</th>
<th>Constant Inputs</th>
<th>Garbage Outputs</th>
<th>Quantum Cost</th>
<th>TRLIC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed Design</td>
<td>30</td>
<td>29</td>
<td>52</td>
<td>90</td>
<td>201</td>
</tr>
<tr>
<td>Design [2]</td>
<td>33(9%)</td>
<td>33 (12.1%)</td>
<td>43 (-20.9%)</td>
<td>164(45.1%)</td>
<td>273(26.3%)</td>
</tr>
<tr>
<td>Design [2]</td>
<td>33(9%)</td>
<td>33 (12.1%)</td>
<td>39 (-33.3%)</td>
<td>168(46.4%)</td>
<td>273(26.3%)</td>
</tr>
<tr>
<td>Design [3]</td>
<td>37 (18.9%)</td>
<td>29 (0%)</td>
<td>62 (16.1%)</td>
<td>162 (44.4%)</td>
<td>290(30.6%)</td>
</tr>
<tr>
<td>Design [6]</td>
<td>53 (42.3%)</td>
<td>58 (50%)</td>
<td>58 (10.3%)</td>
<td>286 (68.5%)</td>
<td>455 (55.8%)</td>
</tr>
<tr>
<td>Design [7]</td>
<td>52 (42.3%)</td>
<td>56 (48.2%)</td>
<td>56 (7.1%)</td>
<td>244 (63.1%)</td>
<td>408 (50.7%)</td>
</tr>
<tr>
<td>Design [8]</td>
<td>48 (37.5%)</td>
<td>52 (44.2%)</td>
<td>64 (18.7%)</td>
<td>244 (63.1%)</td>
<td>408 (50.7%)</td>
</tr>
<tr>
<td>Design [9]</td>
<td>52 (42.3%)</td>
<td>56 (48.2%)</td>
<td>56 (7.1%)</td>
<td>208 (56.7%)</td>
<td>372 (45.9%)</td>
</tr>
</tbody>
</table>

VII. CONCLUSIONS

This paper presents the 4x4 Urdhva Tiriyakbhayam Vedic Multiplier realized using reversible logic gates. First the 4x4 Vedic Multiplier is designed using full adders, half adders, and gates and xor gate. The full adders are replaced with HNG gates, half adders are replaced with PRG gates, and gates are replaced with Toffoli Gates and XOR gate is replaced with Feynman Gate.

The proposed design has minimum number of gates, minimum number of constant inputs, minimum number of Garbage Outputs and minimum number of Quantum Cost compare to all other designs studied which is evident from
the table. If we see the performance parameter called TRLIC which is defined as sum of all cost metrics of the given design. This design performs better than all the other studied reversible multipliers and requires less area. The quantum cost is a parameter that directly reflects the delay of the quantum circuit. Also lower TRLIC means lower the quantum cost, hence lower is the delay and vice versa.

REFERENCES
