



# IMPLEMENTATION OF A TURBO CODE USING LOG-MAP DECODER

**Bhoomika Parmar**

*Electronics & Telecommunication, Columbia Institute of Engineering & Technology, Raipur (India)*

## ABSTRACT


*Turbo code is a great achievement in the field communication system. It can be created by concatenation of turbo encoder and decoder serially. Turbo encoder is build with parallel concatenation of two simple convolutional codes. It gives near Shannon capacity performance with applying in transmission system. We can make different configuration of Turbo encoder by varying number of memory elements. Turbo code also consist an interleaver unit which is the cause of delay but provide good performance. We can also generate a system according to rate, mostly we use rate 1/2 and 1/3. By puncturing method we can vary the rate. Turbo Decoder can be implemented using different algorithm, but using Log Maximum a posteriori (MAP) algorithm we can implement system with less complexity and good performance. Turbo encoder is designed and simulated using MATLAB. The implemented model of turbo code system is compared and verified with MATLAB.*

**Keywords:** *Turbo code, Shannon capacity, Interleaver, Puncturing, Code rate, Log map algorithm, MATLAB.*


## I. INTRODUCTION

Turbo-codes have received considerable attention and came in existence in 1993. It was proposed by berrou et al. Due to its powerful error correcting capability, reasonable complexity, and flexibility in terms of different block lengths and code rates, number of memory element etc. The turbo encoder consists two recursive systematic convolutional (RSC) encoders operating in parallel manner with the input data bits, we can design either of 4-state or 8-state turbo encoder, with different rate. An interleaver is used between two systematic convolution encoder as shown in Figure1. Here we get the rate 1/3 without puncturing and 1/2 with puncturing method. Other code rates are also obtained by puncturing mechanism.

Turbo encoded data is applied to turbo decoder through BPSK transmission over AWGN channel. Importantly, by applying these data to the Log-Map decoding structure provide performance nearer to Shannon capacity with feasible complexity. Turbo code are widely used in different communication system like satellite communication, CDMA, mobile communication etc.



**Fig. 1.1: Turbo encoder without puncturing (Rate 1/3)**



**Fig. 1.2: Turbo encoder with puncturing (Rate 1/2)**

For the implementation of turbo decoder first consideration is to select a SISO algorithm, which can give efficient performance. We chosen here Log-Map algorithm which provide good performance with less complexity.

In this paper, we first discuss about the turbo encoder and the variation on encoder with the implementation issue. Then we discuss about turbo decoder (SISO) algorithm. Then after we will show comparison and verification of the results obtained from implemented model using MATLAB.

## II. LITERATURE REVIEW

Robertson P et al (1997) presented a comparison between log-MAP, max-log MAP and soft output Viterbi algorithm (SOVA) [3]. The comparison shows that SOVA is 0.7dB inferior to log-MAP and max-log-MAP lying in between SOVA and log-MAP. The comparative analysis is done for these algorithms in terms of number of additions, multiplication and look-up tables.

Gross W.J et al (1998) developed a simplified MAP algorithm suitable for the implementation of turbo decoder [4]. The simplification eliminates the need for a ROM or multiplexor-tree lookup table and replaces it with a constant value. The results show that the performance of turbo decoders is not adversely affected by this simplification.

Worm A et al (2000) presents a VLSI high speed MAP architecture with optimized memory size and power consumption for decoding the turbo codes [5]. The log-MAP and max log-MAP algorithm is used. Memory size is reduced by minimizing the FIFO memory size. For maximum throughput a fully pipelined architecture is considered. The area decreases by up to 11% and power consumption by up to 15% in case of a Log-MAP decoder and for a Max Log-MAP decoder, even an 18% area decrease and a 20% power decrease.

Wang Z (2002) introduced a variety of area efficient parallel turbo decoding schemes [6]. Turbo decoders inherently have large decoding latency and low throughput because of iterative decoding. To reduce the latency and increase the throughput, high-speed decoding schemes are employed. So for that techniques like segmented



sliding window approach and two other area-efficient parallel turbo decoding schemes. Comparison on storage requirements, number of computation units, and overall decoding schemes are made. Also in order to reduce the storage bottleneck partial storage of state metrics approach is also presented.

In 2003, Elassal M et al proposed a method to decrease the power consumption of turbo decoder [7]. In turbo decoder, decoding is done by iteratively exchanging the extrinsic information. In this proposed method the iteration is terminated when the extrinsic information exceeds a particular threshold and then a predefined value is terminated.

This reduced memory access for inter leaver and state metrics and thus power was reduced. 25% reduction of power consumption with energy per bit to noise power spectral density ratio  $E_b/N_0 = 1.5$  dB is achieved compared to conventional architecture.

Kwak J et al (2003) designed VLSI architecture for an efficient turbo decoder with parallel architecture to achieve high-throughput [8]. For 100% processing element utilization, a dividable interleaving method is proposed, in which it not only solves the memory conflict problem in extrinsic information memory, but also reduces the memory required for interleaver. It mainly consists of parallel decoding architecture using block partition method by maintaining the superior BER performance of MAP-based decoder.

Elmasry M et al (2004) designed rate 1/3, 8-state log-MAP turbo decoder architecture [9]. The simplified log-MAP algorithm is used for the component soft-in soft-out decoder (SISO). Several logic and architectural level techniques are applied through the design process to reduce power consumption, area and increase throughput of the turbo decoder. Parallelism, quantization, resource sharing, logic reduction and normalization are applied to reduce area, power and throughput. 0.18 $\mu$  CMOS technology is used [9]. The developed turbo decoder has a core area of 0.6mm<sup>2</sup>, clock frequency of 100MHz, power consumption of 63mW and energy efficiency of 2.5n J/b/iteration.


Tiwari M et al (2005) proposed the sliding window approach as a means for reducing memory requirements and decoding latency of MAP based SISO decoder [10]. Optimal single-port memory sub-banking structure that supports very high throughput and low SISO decoding latency for a given sliding window configuration presented. The contributions include derivation of the optimal memory sub-banked structure for different SW (sliding window) configurations, also the study of the relationship between memory size and the energy consumption for different SW configurations and study of the effect of number of sub-banks on the throughput/decoding latency for a given SW configuration.

Atluri I et al (2005) formulated the implementation of a low power Log-MAP decoder with reduced storage requirement and based on the optimized MAP algorithm that calculates the reverse state metrics in the forward recursive manner [11]. The new low power derivatives of this decoder through a variation in the percentage of memory savings are presented. Three low power architectures of the Log-MAP decoder not employing the sliding window technique have been developed and post layout power savings of approximately 44%, 40% and 36% with respect to the conventional implementation have been observed.


### **III. PROPOSED APPROACH**

We have implemented different configuration of turbo encoder. We vary the number of memory element and get the verity of structures, some of given below:


There are some of the following encoder structure that we have implemented namely (a), (b) & (c).



(3.1)



(3.2)



(3.3)

**Fig. 3: (3.1) conf. (5, 7), (3.2) conf. (15, 12, 0), (3.3) conf. (71, 52, 0)**

These configurations are used as in form of binary polynomial, the first one is (101, 111), second one is (1111, 1010) and finally third one is (111001, 101010).

From the above structure we get the sys, par<sub>1</sub> and par<sub>2</sub> sequences. These are available in form of rate 1/3. After puncturing of par<sub>1</sub> and par<sub>2</sub>, we get alternatively combined parity sequence.

After implementing the turbo encoder, output sequence obtained from encoder is passed through decoder.

From the encoder a large number of data is passed, here, as a sample we can take 100 bit input data and according to rate 1/3 we get 100 sys bits, 100 par<sub>1</sub> bits and 100 par<sub>2</sub> bits. To get rate 1/2 par<sub>1</sub> and par<sub>2</sub> bits will mixed alternatively.

### 3.1 INTERLEAVER

In turbo code interleaver is a random block that is used to rearrange the input data bits with no repetition.

Interleaver unit is used in both encoder and decoder part. At the encoder side it generates a block of data, whereas in decoder part it correlates the two SISO decoder and help to correct the error.

3.2 TURBO DECODER

Turbo codes can be decoded by either an A posteriori probability (APP) method or maximum likelihood method. Turbo decoder consist two SISO decoder separated by interleaver and de-interleaver, as shown in figure4. Due to noise encoded output data bit may get corrupted and reach at the decoder input in the form of  $r_0$ ,  $r_1$  and  $r_2$  respectively.

The first SISO decoder takes as input the received information data bits sequence  $r_0$  and received parity sequence  $r_1$ , which is generated by RSC encoder 1. The output data seq. from first SISO decoder is interleaved and goes as an input for second SISO decoder. The second SISO decoder takes as input  $r_0$  as received information bit sequence and  $r_2$  received parity sequence. From the second SISO decoder we get the final output data. To improve the performance of turbo code its output is de-interleaved and goes to first SISO decoder as an input. This whole process is also called as iterative decoding process.

After certain iteration the output of decoder stops further performance improvement. There are different decoding algorithms are available, we used Log-MAP decoding algorithm, which uses iterative decoding process.





Fig. 3.2.1: General diagram of turbo Log MAP decoder

After getting output from both of the decoder, we take the soft decision here, we can also take hard decision as well but in case of soft decision performance is comparably better.

Finally, we calculate the BER (bit error performance) for certain set of signal to noise ( $E_b/N_0$ ) ratio. According to BER curve we find the performance of system and comparison has done.


IV. RESULT

We take input data bits and finally obtained output data bits, and calculate BER (bit error rate). Now, with respect to signal to noise ratio ( $E_b / N_0$ ), we plot the graph or it means we obtain the following Results:



**Fig. 4.1: Rate 1/2 vs Rate 1/3 for different configuration**

From the above graph it is clear that if we go from rate 1/2 to rate 1/3, for any configuration of encoder, performance will comparatively improved. Here we check for two configuration of encoder first one is (15, 12, 0) and the second one is (71, 52, 0). In both of structure the above is satisfied.



**Fig. 4.2: performance comparison due to change in block length**

From the above Figure7, it shown that if we change the block length size then this case performance will marginally improved, and here we conclude for given above two configurations and Rate 1/3.

Now, we will see the performance comparison due to change in number of memory element.




Fig. 4.3: performance comparison due change in memory element

From the above Figure7 it is clear that if choose higher number of memory elements in our encoder structure, improvement in performance occurs.




Fig. 4.4: Performance of turbo coding with Log MAP algorithm

From the above Figure8, it is clear that that we plotted the curve up to 10 iteration and we observe that when we go from 8 to 10 iterations, performance improvement not shown here, and curves are overlap each other.

## V. COMPARISON AND VERIFICATION

We plotted the curve for Rate 1/2 and Rate 1/3, according to different configuration of turbo encoder. We have taken the following configuration of encoder (a) conf. (5, 7), (b) conf. (15, 12, 0) and (c) (71, 52, 0). We implemented and simulated these all with the help of MATLAB. In addition with this we also implemented Log MAP decoder using.

Finally we saw that all plots satisfy previous given trends of performance.



In this paper, a design of turbo encoder using MATLAB implemented turbo decoder is proposed and finally, performance comparison and Verification made the turbo code implementation. The obtained result shows that performance provides by Log MAP decoder is nearer to Shannon capacity. We have implemented turbo code using MATLAB with Log MAP turbo decoder. Finally comparison and verification is done. We have chosen this system for implementation because it reduces complexity up to certain level with less compromise in performance of turbo code, and it also improves the performance of communication system.

**REFERENCES**

- [1] C.Berrou, A.Glavieux and P.Thitimajshima, —Near Shannon limit error-correcting coding and decoding: Turbo codes,|| in Proc. Int. Conf. Commun, 1993, pp. 1064-1070
- [2] F. Akyildiz, W. Su, Y. Sankarasubramaniam, and E. Cayirci, —Wireless sensor networks: a survey,|| Computer Networks: The International Journal of Computer and Telecommunications Networking, vol. 52, pp. 292–422, 2008
- [3] Patric Robertson, Peter Hoeher and Emmanuelle Villebrun —Optimal and Sub-Optimal Maximum a Posteriori Algorithm Suitable for Turbo Decoding,|| European Transactions on Telecommunication, vol.8, pp-119-125, March 1997
- [4] Warren J. Gross and P. Glenn Gulak, —Simplified MAP Algorithm Suitable for Implementation of Turbo Decoders|| , IEEE Electronics Letter,1998
- [5] Alexander Worm, Holger Lamm and Norbert When, —VLSI Architectures for High-speed MAP Decoders,|| IEEE transaction on VLSI design, pp: 446-453, 2000
- [6] Zhongfeng Wang, Zhipei Chiand Keshab K. Parhi, —Area-Efficient High-Speed Decoding Schemes for Turbo Decoders,|| IEEE Transactions on Very Large Scale Integration (vlsi) Systems, vol. 10, no. 6, pp:902-912 2002
- [7] Muhmoud Elassal and Magdy Buyoumi, —A Low Power Turbo Decoder Architecture,|| IEEE Publication On Signal Processing Systems, pp:105-110, 2003
- [8] Jaeyoung Kwak, Soak Min Park, Sang-Sic Yoon and Kwyro Lee, —Implementation of a Parallel Turbo Decoder with Dividable Interleaver|| , IEEE Int. symposium on Circuits and Systems,vol 2, pp:65-68, 2003
- [9] Ibrahim Al-Mohandes and Mohamed Elmasry, —A Low-Power 5 Mb/s Turbo Decoder for Third-Generation Wireless Terminals|| , IEEE Canadian Conference on Electrical and Computer Engineering, vol 4, pp:2387-2390,2004.
- [10] Mayank Tiwari, Yuming Zhu, and Chaitali Chakrabarti,|| Memory Sub-Banking Scheme for High Throughput MAP-Based SISO Decoders,|| IEEE Transactions On Very Large Scale Integration (VLSI) Systems, vol. 13, no. 4,pp: 494-498 Apr 2005
- [11] Indrajit Atluri, Ashwin K. Kumaraswamy and V.A.Chouliaras, —Energy efficient architectures for the Log-MAP decoder through intelligent memory usage|| , IEEE Computer Society Annual Symposium on VLSI,pp-263-265, 2005
- [12] Santosh Shah & V. Sinha, —Iterative decoding vs. Viterbi decoding:a comparison|| ,National Conference on Communications, IIT Bombay, p. 494-497, February 2008
- [13] Hiroaki Arai, Naoto Miyamoto, Koji Kotani, Hisanori Fujisawa and Takashi Ito,|| A WiMAX Turbo Decoder with Tailbiting BIP Architecture|| , IEEE Asian Solid-State Circuits Conference,pp:377-380, 2009





- [14] Pallavi Reddy, Fabien Clermidy, Rasheed Al Khayat and Amer Baghdadi, —Power Consumption Analysis and Energy Efficient Optimization for Turbo Decoder Implementation|| ,IEEE Int Symposium On System On Chip,pp:12-17, 2010
- [15] Maurizio Martina, and Guido Masera, —Turbo NoC: a Framework for the Design of Network-on-Chip-Based turbo Decoder Architectures|| , IEEE Transactions on Circuits and Systems—I,vol. 57, no. 10,pp:2776-2789 October 2010
- [16] Nashat Abughalieh, Kris Steenhaut, Bart Lemmens and Ann Nowe, —Parallel Concatenation vs. Serial Concatenation Turbo Codes for Wireless Sensor Networks|| , IEEE Symposium on Communications and Vehicular Technology in the Benelux (SCVT), pp-1-6, Nov 2011
- [17] Carlo Condo, Maurizio Martina and Guido Masera, —A Network-on-Chip-based turbo/LDPC decoder Architecture|| , IEEE Design, Automation & Test in Europe Conference & Exhibition,pp:1525-1530, 2012
- [18] Trio Adiono, Marvin, —Radix-4 Max-log-MAP Parallel Turbo Decoder Architecture with a New Cache Memory Data Flow for LTE|| , International Symposium on Intelligent Signal Processing and Communication Systems, pp-792-797, Nov 2012
- [19] Christoph Studer, Schekeb Fateh, Christian Benkeser and Qiuting Huang, —Implementation Trade-Offs of Soft-Input Soft-Output MAP Decoders for Convolutional Codes|| , IEEE transactions on circuits and Systems, vol. 59, no. 11,pp-2774-2783 Nov 2012
- [20] Rahul Shrestha and Roy Paily, —Design and Implementation of a High Speed MAP Decoder Architecture for Turbo Decoding|| , 26th International Conference on VLSI Design and the 12th International Conference on Embedded Systems,pp-86-91,2013
- [21] Liang Li, Robert G. Maunder, Bashir M. Al-Hashimi, Mark Zvolinski, and Lajos Hanzo, —Energy-Conscious Turbo Decoder Design: A Joint Signal Processing and Transmit Energy Reduction Approach|| , IEEE Transactions on Vehicular Technology, vol. 62, no. 8,pp-3627-3638 Oct 2013
- [22] Kun Zhang, Ruigui Yao, Fanqi Gao, Ling Wang and Jie Zhang, —Integrated Implementation of Fixed-Point Turbo Decoders for LTE System|| ,IEEE Conference on Wireless and Optical Communication,pp:187-192,2013
- [23] Carlo Condo, Maurizio Martina and Guido Masera, —VLSI Implementation of a Multi-Mode Turbo/LDPC Decoder Architecture|| , IEEE Transactions on Circuits and Systems, vol. 60, no. 6,pp-1441-1454, Jun 2013
- [24] Liang Li, Robert G. Maunder, Bashir M. Al-Hashimi and Lajos Hanzo, —A Low-Complexity Turbo Decoder Architecture for Energy-Efficient Wireless Sensor Networks|| , IEEE Transactions On Very Large Scale Integration (VLSI) Systems,vol 21, pp:14-22,2013
- [25] Christoph Roth, Sandro Belfanti, Christian Benkeser and Qiuting Huang, —Efficient Parallel Turbo-Decoding for High-Throughput Wireless Systems|| , IEEE Transactions On Circuits and Systems—I,vol. 61, no. 6, Page:1824-1835, June 2014